ABSTRACT Electrical stability and flicker (1/f) noise of thin-film heterojunction field-effect transistors (HJFETs) comprised of hydrogenated amorphous Si (a-Si:H) gate and hydrogenated crystalline Si (c-Si:H) source and drain regions on small-grain poly-Si substrates are investigated and benchmarked against conventional thin-film transistors (TFTs). Despite the low growth temperature of a-Si:H and c-Si:H (∼200 • C), HJFETs are found to have higher stability and lower flicker noise than conventional TFTs. These results may be attributed partly to the device structure and partly to the high-quality gate heterojunction of the HJFETs.
I. INTRODUCTION
Thin-film Si heterojunction FETs (HJFETs) combine the low-cost large-area capability of hydrogenated amorphous Si (a-Si:H) with the high quality of crystalline Si (c-Si) [1] - [3] . The gate and source/drain regions of the HJFETs are formed by low-temperature (∼200 • C) plasma-enhanced chemical vapor deposition (PECVD) of a-Si:H and hydrogenated crystalline Si (c-Si:H), respectively. The c-Si substrate may be polycrystalline [4] , in which case the c-Si:H source/drain regions are also polycrystalline, due to the epitaxial growth of c-Si:H [5] , [6] . Provided that the starting poly-Si substrates are also prepared by a low-temperature technique, such as excimer laser annealing (ELA) of doped a-Si:H, the HJFET process is compatible with low-cost flexible plastic substrates.
In this paper, the electrical stability and flicker noise of HJFET devices fabricated on small-grain poly-Si substrates [4] are investigated and benchmarked against conventional TFTs. High TFT stability is critical for applications such as active-matrix organic LED (AMOLED) displays [7] - [15] , while low TFT flicker noise is critical for applications such as image sensors, amplifiers, and biosensors [16] - [20] . These results suggest that the higher stability and lower flicker noise observed in HJFETs may be attributed partly to the device structure and partly to the high quality of the a-Si:H/c-Si gate heterojunction.
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II. DEVICE CHARACTERISTICS
The schematic cross-section of the fabricated HJFETs is given in Fig. 1 . The small-grain poly-Si film has a thickness of ∼55 nm, a grain size of ∼50 nm, and a sheet resistance of ∼500 K / . The a-Si:H and c-Si:H layers are grown in the same PECVD reactor at 200 • C. The c-Si:H layer has a resistivity of ∼5×10 −4 .cm. The ∼50 nm-thick etch-stop oxide layer is also grown by PECVD at ∼200 • C. Further details regarding the fabrication process are available in [4] .
The basic device structure and therefore the operation principles of the HJFETs are similar to junction FETs (JFETs), whereas conventional TFTs are similar to MOSFETs. The transfer and output characteristics of an HJFET with a channel width-to-length ratio of W /L = 15 µm/7.5 µm are plotted in Figs. 2(a) and (b), respectively. The HJFET has a pinchoff voltage of V p ≈ −0.35 V and a subthreshold swing of 90 mV/dec. Larger pinch-off voltages (and therefore wider operation ranges) can be obtained by increasing the doping and/or thickness of the starting substrate [3] . For applications with large dynamic range requirements, larger swings can be obtained with circuit techniques [21] . The ON/OFF ratio is expected to increase by at least 10X by using large-grain poly-Si prepared by excimer laser annealing of in-situ doped amorphous Si. Since the OFF current is proportional to the HJFET gate area (W.L), scaling down the device dimensions is also expected to increase the ON/OFF ratio [3] . The fabricated HJFETs are normally-ON devices and must be operated at negative or small positive gate voltages to avoid forwardbiasing the gate heterojunction. Normally-OFF HJFETs can be obtained by incorporating a blocking layer in the gate stack [22] .
III. ELECTRICAL STABILITY
The pinch-off voltage shift ( V p ) of the fabricated HJFETs subjected to negative bias temperature instability (NBTI) tests are plotted in Fig. 3(a) , along with that of reference HJFETs fabricated on <100> single-crystalline Si-on-insulator (SOI) substrates [3] . The fabricated HJFETs exhibit a very low V p , interestingly lower than that of SOI HJFETs. The stability of conventional poly-Si TFTs has been widely reported in the literature [23] - [27] . While stability has improved considerably in other TFT technologies, and particularly for oxide TFTs, poly-Si TFTs largely remain the most stable devices [28] − [34] . As seen from Figs. 3(b) and 3(c), the fabricated HJFETs have a higher stability than the most stable poly-Si TFTs [23] , [24] , despite their much lower gate stack process temperature (∼200 • C) compared to conventional poly-Si TFTs (450−700 • C). As seen from Fig. 3(d) , the fabricated HJFETs also have a higher stability than the most stable a-Si:H TFTs [35] , [36] .
The schematic energy band diagrams of the HJFET gate heterojunction in equilibrium (no bias) and under bias stress are given in Fig. 4 (a). The defects associated with a-Si:H/ c-Si interfaces are comprised of Si-Si dangling bonds with similar energy distribution and thermal equilibration kinetics to that of bulk a-Si:H [37] , [38] . According to the defect pool model [39] - [41] , raising the quasi-Fermi level for holes (E FP ) during the bias stress reduces the density of acceptor defects, resulting in the equilibrium Fermi-level (E F ) to move closer to the valence-band mobility-edge (E V ) in a-Si:H after the removal of the bias stress. This results in a larger built-in potential and therefore a less negative V p which is observed experimentally. In contrast to a-Si:H TFTs where threshold voltage (V T ) has a linear dependence on defect density, the dependence of built-in potential and therefore V p of HJFETs on defect density is logarithmic (i.e. sublinear). Therefore, the high stability of the HJFETs may be attributed to (i) a high-quality a-Si:H/c-Si interface and therefore a low density of metastable states (i.e. weak Si-Si bonds that may break or reconstruct), and (ii) the sublinear dependence of V p on the density of charged defects (i.e. broken Si-Si bonds). The higher stability of the HJFETs fabricated on poly-Si substrates compared to the SOI references ( Fig. 3(a) ) may be attributed to a larger number of allowed Si-Si bonding 77064 VOLUME 7, 2019 reconstructions between a-Si:H and c-Si <100> than other orientations such as <111> [42] .
IV. FLICKER NOISE
As reported in [4] , HJFETs produce a substantially lower flicker noise than conventional poly-Si TFTs [43] - [45] ( Fig. 4(b) ). Flicker noise has a direct impact on applications such as acquisition and amplification of weak biological signals. The circuit diagram of a 3-stage amplifier suitable for capacitive reading of electrocardiogram (ECG) signals is given in Fig. 5 . For simplicity, the HJFETs have the same dimensions, W /L = 60 µm/7.5 µm, and DC bias (V GS = 0 V and therefore I D ≈ 0.6 µA). There are no DC-blocking capacitors between the stages to allow the routing of very low frequencies. Further details regarding the amplifier are available in [4] . At this bias condition, the input-referred noise voltage of the HJFETs (and therefore the amplifier) is V n,in ≈ 2.1(1/f) 1/2 µV/Hz 1/2 , and the integrated V n,in in the range of 1 Hz-1 KHz is ∼5 µV rms . Therefore, the HJFET amplifier is suitable for acquisition of ECG signals (∼200 µV rms ). Without amplification, the ECG signal is not discernable on an oscilloscope (Fig. 6(a) ), and cannot be reconstructed by signal processing (Fig. 6(b) ). In contrast, the amplified signal is clearly discernable (Fig. 6(c) ), and can be smoothed by filtering the acquisition noise (Fig. 6(d) ). As seen from Figs. 6(e) and 6(f), the acquisition noise is mainly due to the harmonics of 60 Hz (picked up from the power line) and is not related to the HJFET flicker noise.
The physical origin of flicker noise has been discussed for over half a century but still remains unresolved and subject of active research. Nonetheless, Hooge's empirical model provides a simple approach for describing the experimentally observed flicker noise and it is particularly useful for comparing the devices fabricated in different technologies [46] - [48] . To this end, Hooge's model has been widely used for characterizing and benchmarking TFTs [44] , [45] , [49] - [54] . The well-known expressions for flicker noise in long-channel MOSFETs [46] - [57] (Table 1 ) are applicable to conventional TFTs as well, at least to the first order. However, HJFETs are rather analogous to JFETs. In contrast to MOSFETs, JFETs have been rarely studied, but it is known that the flicker noise behavior of JFETs is generally the same as MOSFETs [58] . It is also known that properly designed JFETs can achieve extremely low flicker noise [59] - [62] . For appropriate bench-marking, first-order expressions for HJFET flicker noise are derived in a form suitable for direct comparison with conventional TFTs, as described below.
A. MODEL
According to Hooge's empirical model [63] , normalized current flicker noise (S I /I 2 ) is inversely proportional to the total number of charge carriers (N ) involved in conduction,
where I is the current, S I is the noise current spectral density, f is the frequency, and α H is a dimensionless parameter known as the Hooge's parameter. For a homogenous sample, 1/N = qµ b R/l 2 , where q is the electric charge, R is the sample resistance, l is the sample length, and µ b is the bulk mobility. For HJFETs, the dependence of channel resistance on the gate and drain bias must be taken into account. The depletion region width, w d (x), at a point x along the channel of an n-channel HJFET ( Fig. 7(a) ), is given by
where ε Si is the dielectric constant of Si, v ch (x) is the channel potential, N D is the concentration of active donors in the channel, V bi is the built-in potential of the gate heterojunction, t Si is the channel thickness, and
Si is the pinch-off voltage. For HJFETs, V bi = 1.0 − 1.1 V for N D = 10 17 −5×10 18 cm −3 , as estimated analytically [1] and also extracted from C-V characteristics [3] . The depletion region width at the source-side of the gate (x = 0) is given by
In the linear regime (V DS << V GS − V P ), the depletion region width is nearly constant along the channel, and VOLUME 7, 2019 
where L and W are the channel length and width, respectively. From (3),
where
At higher V DS values, I D can be determined by solving
where w d is given as a function of v ch in (2) . At V DS = V GS − V p , the drain saturation current is found as
e. the conductance of the channel material in the absence of a gate structure. Eq. (7) is widely used to describe long-channel JFETs (and MESFETs with Schottky gate junctions), with minor variations in notation [64] - [67] . The term inside the brackets in (7) is equal to 1−3u 2 2 , where u = W D /t Si , based on (3). Therefore, (7) may be re-written as
The transconductance of the HJFET is given by
The input-referred noise voltage is therefore
It should be noted that source/drain series resistance is not included in above expressions. Treatment of series resistance, when significant, is the same as conventional TFTs.
B. DISCUSSION
The flicker noise expressions derived for HJFETs are summarized in Table 1 , along with the well-known expressions for conventional TFTs [46] - [57] (V T is the threshold voltage and C ox is the gate dielectric capacitance of conventional TFTs). Apart from the terms inside the brackets, the HJFET expressions are the same as the conventional TFT expressions if V p and C Si are replaced with V T and C ox , respectively. The terms inside the brackets, α 1 (u) = (1 + u)/2, α 2 (u) = 3(1+u) 2 /4(1+2u) and α 3 (u) = (1+2u)/3, where u = W D /t Si , are plotted in Fig. 7(b) . Since 0 < W D ≤ t Si , the corresponding values of 1/2 < α 1 ≤ 1, 3/4 < α 2 ≤ 1 and 1/3 < α 3 ≤ 1 result in a somewhat lower flicker noise (up to 3X lower input-referred noise voltage) for HJFETs compared to conventional TFTs under equal conditions. In addition, the typically used t Si of ∼40−50 nm and ∼50 nm-thick oxide gate dielectrics (standard for low-temperature poly-Si TFTs in production), result in C Si ≈ 3C ox and therefore ∼3X lower flicker noise in HJFET. Since the HJFET structure and typical parameters can explain only up to ∼10X lower flicker noise Table 1 , with α H = 0.0002. than conventional TFTs, the substantially (∼100X) lower flicker noise observed in HJFETs is expected to be primarily due to a lower α H for HJFETs.
The transfer characteristics of a fabricated HJFET and extrapolation of V p in the linear and saturation regimes are shown in Figs. 8(a), 8(b) and 8(c) , respectively. The measured noise current spectrum in the linear and saturation regimes and the input-referred noise voltage of the HJFET are given in Figs. 9(a), 9(b) and 9(c), respectively. The described flicker noise expressions with α H = 2.0 × 10 −4 are also plotted in the figures. Despite the simplicity of the model, the described expressions provide a reasonably good estimate of α H . The measured flicker noise is inversely proportional to W.L (Fig. 9(d) ), as expected from the described expressions. This suggests that source/drain series resistance (including that of underlapped regions between gate and source/drain) has a negligible effect on the overall flicker noise. This is expected given the low α H values of the order of 10 −6 reported for passivated Si resistors [48] , [58] .
The Hooge's parameter, α H , is known to have a strong dependence on fabrication process [48] . For a-Si:H [49] , [50] , organic [51] , [52] , metal-oxide [53] , [54] and polySi [44] , [45] TFTs, the reported α H is in the range of 0.001−1 or even higher. In devices with substantially defect-free materials and interfaces such as epitaxial layers, α H is typically in the range of 10 −4 −10 −6 [48] . In singlecrystalline Si JFETs with deep diffused gate p-n junctions, very low α H in the range of 10 −8 −10 −6 has been achieved [58] - [60] ; however, α H increases to up to 2×10 −4 in implanted-channel JFETs with shallow gate p-n junctions [58] . The reason for the very low α H in deep diffused JFETs is believed to be a combination of negligible surface effects and substantially damage-free crystalline lattice. The α H of 2×10 −4 extracted for HJFETs is lower than conventional TFTs, of the same order as surface-channel Si JFETs, and higher than deep diffused Si JFETs (Fig. 10) . This suggests that despite the low deposition temperature, the HJFET gate heterojunction has a reasonably good quality comparable with the gate junction of surface-channel Si JFETs fabricated at much higher temperatures.
V. SUMMARY AND CONCLUSION
Electrical stability and flicker noise of thin-film Si HJFETs were investigated and benchmarked against conventional TFTs. Despite their low fabrication temperature, the HJFETs were found to have higher stability and lower flicker noise than conventional TFTs. While these results do not provide direct evidence for establishing the physical origins of bias instability and flicker noise, they suggest that the high stability and low flicker noise observed in HJFETs may be attributed partly to the device structure and partly to the high-quality a-Si:H/c-Si gate heterojunction of the HJFETs. As for the HJFET device structure, these results suggest that VOLUME 7, 2019 the sublinear dependence of pinch-off voltage on charged defect density in a-Si:H (as opposed to linear dependence in conventional a-Si:H TFTs) benefits high stability, and bulk conduction (as opposed to surface conduction in conventional poly-Si TFTs) benefits low flicker noise.
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